Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
ExaStencils
exastencils-release
Commits
ee51b0d8
Commit
ee51b0d8
authored
May 03, 2022
by
Richard Angersbach
Browse files
Make LoopOverDims for stream-based I/O neither vectorizable nor parallel.
parent
73c32604
Changes
1
Hide whitespace changes
Inline
Side-by-side
Compiler/src/exastencils/io/ir/IR_DataBuffer.scala
View file @
ee51b0d8
...
...
@@ -306,13 +306,18 @@ case class IR_DataBuffer(
}
def
loopOverDims
(
condition
:
IR_Expression
,
accessStatements
:
IR_Statement*
)
:
IR_LoopOverDimensions
=
{
IR_LoopOverDimensions
(
numDimsGrid
,
val
loopOverDims
=
IR_LoopOverDimensions
(
numDimsGrid
,
accessPattern
.
transformExpressionIndexRange
(
IR_ExpressionIndex
(
numDimsGridRange
.
map
(
dim
=>
beginIndices
(
dim
)
-
Duplicate
(
referenceOffset
(
dim
))
:
IR_Expression
).
toArray
),
IR_ExpressionIndex
(
numDimsGridRange
.
map
(
dim
=>
endIndices
(
dim
)
-
Duplicate
(
referenceOffset
(
dim
))
:
IR_Expression
).
toArray
)
),
IR_IfCondition
(
condition
,
accessStatements
.
to
[
ListBuffer
]))
loopOverDims
.
parallelization
.
noVect
=
true
loopOverDims
.
parallelization
.
potentiallyParallel
=
false
loopOverDims
}
/*
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment